

REMARKS

In response to the Office Action dated September 3, 2002, applicant hereby makes the following response. Claims 1-8 were originally pending with claims 1 and 8 being independent. In an earlier response, claims 1-8 were cancelled and new claims 9-28 were added. In the final Office Action, the Examiner withdrew claims 15-28 as subject to a restriction requirement. Applicant respectfully submits that claims 15-28 are withdrawn without prejudice and reserved for divisional applications, as needed, or for reintroduction into this case if a generic claim is found allowable. In this response, claims 9, 11 and 12 are being amended and claims 13 and 14 are being cancelled.

Rejection Under 35 U.S.C. § 112

Claims 9 and 10 stand rejected under 35 U.S.C. 112, first paragraph, as allegedly containing subject matter which was not described in the specification in such a way as to enable one skilled in the art to make or use the invention. Claims 9 has now been amended. Claims 11 and 12 stand rejected under 35 U.S.C. 112, second paragraph, as allegedly indefinite for failing to particularly point out and distinctly claim the subject matter. Claims 11 and 12 have now been amended.

Rejection Under 35 U.S.C. § 102(b)

Claims 9-14 stand rejected under 35 U.S.C. 102(b), as being allegedly anticipated by *Kuroda et al.* (U.S. Patent No. 5,479,138). Claims 9, 11 and 12 have been amended and claims 13 and 14 have been cancelled. The present invention teaches that the conductive pattern (the signal pattern) is formed in the inside layer in the dielectric substrate. Further, the earthed conductor pattern is formed on the surface of the dielectric substrate wherein the earthed

conductor has one or plural areas without the earthed conductor. Accordingly, the frequency characteristic of the circuit device can be changed by positioning conductive parts on the areas free of the earthed conductor to narrow the frequency. The frequency characteristic may also be changed by sizing the lattice pattern to widen the frequency. Applicant respectfully notes that the *Kuroda et al.* reference does not teach a circuit device wherein the earthed conductor is formed on the second area of the dielectric substrate in a lattice pattern (see specification page 4, lines 18-23.) Additionally, the *Kuroda et al.* reference does not teach a lattice pattern having areas free from the earthed conductor (see specification page 7, lines 24-30, page 8, lines 6-14, page 9, lines 14-26). Accordingly, the *Kuroda et al.* reference does not teach that conductive parts are positioned on the free areas of the lattice pattern to narrow the frequency of the circuit device (see specification page 7, lines 24-30, page 8, lines 21-30, page 9, lines 14-26). Additionally, the *Kuroda et al.* reference does not teach that the size of the lattice pattern widens the frequency of the circuit device (see specification page 7, lines 24-30, page 8, lines 21-30, page 9, lines 14-26). Applicant respectfully submit that the *Kuroda et al.* reference does not anticipate the present invention as claimed.

Applicants respectfully submit that since Claim 9 is patentable, all dependent claims therefrom are also patentable.

CONCLUSION

The Applicant respectfully requests withdrawal of the rejection and believes that the Claims as presented represent allowable subject matter. However, if the Examiner desires, the Applicants' attorney is ready for a telephone interview to expedite prosecution. As always, the Examiner is free to call the undersigned at 312-876-7518.

Respectfully submitted,

SONNENSCHN NATH & ROSENTHAL

12/3, 2002

By: Brian J. Gill
Brian J. Gill
Reg. No. 46,727

SONNENSCHN NATH & ROSENTHAL
P.O. Box 061080
Wacker Drive Station - Sears Tower
Chicago, IL 60606-1080
(312)876-8000

I hereby certify that this document and any
being referred to as attached or enclosed is
being deposited with the United States Postal
Service as first class mail in an envelope
addressed to Assistant Commissioner for
Patents, Washington, D.C. 20231, on

12/3/02 JoEllen Hogan
Date JoEllen Hogan

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICEIn re U.S. Patent Application of: T.
Hirabayashi

Serial No.: 09/641,206

Filed: August 18, 2000

For: CIRCUIT DEVICE AND PRINTED
CIRCUIT BOARD

Examiner: S. Jones

Group Art Unit: 2817

Attorney Docket No. 9792909-0398

RECEIVED
DEC 10 2002
TECHNOLOGY CENTER 2800**VERSION TO SHOW AMENDMENTS MADE**

9. (Once Amended) A circuit device, comprising:

a dielectric substrate, the dielectric substrate having a first area and a second area;
at least one conductive pattern formed in the first area; and

at least one earthed conductor formed on the second area, the at least one earthed
conductor being formed in a lattice pattern on the second area wherein the lattice pattern has
areas free of the at least one earthed conductor [wherein the position of each earthed conductor is
changeable on the second area to achieve a desired frequency characteristic].

11. (Once Amended) The circuit device according to claim 9, wherein the first [layer]
area is an inside layer of the dielectric substrate.

12. (Once Amended) The circuit device according to claim 9, wherein the second [layer]
area is [an] on the outside of the dielectric substrate.

14252330v1